The significant progress in the development of Rapid Single Flux Quantum (RSFQ) logic circuits indicates their potential for fast cryoelectronic device applications. The possibilities of realizing logic components based on this principle with high-T, superconductive (HTS) materials have been studied by means of numerical computations. The most crucial task is to manage the trade-off between desired high critical currents and the loop inductances, which can not be made arbitrarily small. Parameter extractions for typical layout arrangements and dynamical simulations including thermal noise give justification for expecting small scale HTS-RSFQ implementations.
INTRODUCTION
The Rapid Single Flux Quantum (RSFQ) logic family is a superconductive kind of digital circuit technique in which the data are not represented by static voltage levels, but moreover by short transient voltage pulses. Their propagation in an arrangement of basic cells (Josephson junctions, coupled by an inductance L) goes ahead with the transfer of magnetic flux in the amount of the flux quantum Qo = h/2e from cell to cell. The absence or presence of a flux quantum in a cell with storing properties is referred to as a binary '0' or 'I1, respectively [I] . So, all transmission and processing of the data is based on the directed and clocked propagation of single flux quanta. The RSFQ technique is based on the use of overdamped Josephson junctions, for which the condition / 3, = 2 x I o R~C J / @ 0 < 1 with Io: the critical current, RN: the normal resistance and CJ: the capacitance of the Josephson junction, holds. Because of the typical values of R N and C j , this requirement is already fulfilled in HTS Josephson junctions and has not t o be maintained by means of additional shunt resistors. Up to now, a remarkable progress has already been achieved with low-T, superconductors, where a variety of very high-speed circuits with low power consumption has become feasible on a system level [2-41. Recently, the successful operation of some RSFQ modules with HTS rnaterials has been shown [5-71. For a stable operation of RSFQ devices a t temperatures above 4.2K, the critical currents I. of the Josephson junctions have to be raised up t o compensate the effects of thermal fluctuations [I] . However, the IoL product of the single cells is restricted by the basic operation principle and increasing the critical currents requires a proportional decrease of the cell inductance. Thus, the realization of small inductances is an essential precondition for an RSFQ technique with high-T, superconductors. Because the restrictions of diminishing L are much more stringent, the inductances have to be designed as small as possible. Subsequently, the critical currents are adjusted t o the desired characteristic cell parameter /3 = 210L/Qo. This gives rise for a review of the known attempts for obtaining small inductances. After a study of one contemporary concept, some conditions for adjusting I. are considered. In the end, a way of judging on the circuit's failure rate is shown.
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INDUCTANCES IN THIN FILM APPLICATIONS
In superconducting structures, the device inductance is composed of a geometry-dependent part L, and the kinetic inductance Lkin which is due to the inertia of the superconducting charge carriers.
The latter part is of considerable amount in HTS thin film structures because of the small film thickness and the large magnetic field penetration depth. Furthermore, the small lateral structure dimensions cause an additional necessity for numerical field calculation in the investigation of the inductive situation.
For several thin film layout arrangements, the inductances have been computed. In this section, results of model calculations for a very promising situation are presented. All of the following calculations have been done using a 3D inductance calculation software for superconductive thin film structures [8] . For greater generality, in the structures the influence of the current penetration into the Josephson junction has not been taken into account. One way of achieving small inductance values consists in the preparation of slit-like holes with typical widths below l p m and a length of several micrometers. This kind of structure has already proven t o work well for a couple of HTS based RSFQ circuits (see e.g. [5] ). One advantage could be seen in the good scaling behaviour of the inductance values with the slit length. This circumstance, which also has been verified experimentally [9] , can clearly be demonstrated by means of computer calculations. For this purpose, narrow slits surrounded by a w = 5pm wide thin film border of 200nm thickness were analyzed. Inductances were computed for slit widths in the range of 0.3pm.. .1.2pm. The slit length 1 was varied from 3pm to 20pm and magnetic field penetration depths X between 150nm and 400nm were assumed. The calculation results are shown in Figs. 1 and 2. It can be seen that the width of the narrow slit is of minor influence on the inductance, whereas the latter is nearly scaled by the slit length.
A certain drawback of this concept arises from the fact that it should be very hard t o contact such a hole by Josephson junctions from other than the long sides. In fact, all of the known realizations show a parallel one-direction alignment of the Josephson junctions which causes restrictions in the designable circuit topologies.
Presently, thin film grain boundary Josephson junctions are frequently utilized. Therefore, our considerations will focus mainly on this type of Josephson junctions.
The cross section area of a grain boundary Josephson junction relates its critical current I. to the technologically determined critical current density Jo. With a given film thickness t the junction properties can be ideally expressed in terms of its width W J J . However, this quantity is strongly related to the inductive aspect of circuit design. Because of the typically small lateral dimensions, the kinetic inductance is of significant or even dominant magnitude. Thus, the width of the Josephson junction not only determines the critical current of the Josephson junction, but is moreover of great influence on the loop inductance. Narrowing the border width w and simultaneously the width A typical situation for a specified temperature of 50K, film thickness t of 150nm and a magnetic field penetration depth X = 200nm is shown in Fig. 3 . The x-axis range is chosen according to Jo data reported in [13] . The graphs are parametrized by r, which influences the switching error rate of a
Josephson junction and therefore acts as a design objective.
Eq. (4) has only a solution for wma, > wmi,. This condition can be used to derive a criterion for the critical current density Jo required for proper circuit operation. From Eq. (4) follows This relationship can be utilized for determining the Jo of the Josephson junctions, e.g. by choosing the misorientation angle of bicrystal substrates [12] . Comparing the graphs in Fig. 4 with typical data of bicrystal Josephson junctions (e.g. 
SIMULATIONS
For a better understanding of the degradation of the circuit performance under the influence of elevated noise levels, transient noise simulations have been carried out. These studies relate the actual device parameters t o the prospective circuit performance. For this purpose we used the ELDO circuit analysis software [14] , which was made fit for this task by the development of Josephson junction circuit models. Usually, the circuit under consideration is simulated over a time interval which duration has to be compromised against the computational costs. The number of noise introduced switching errors can be obtained from a comparison of the expected phase advance a t the output Josephson junction with the calculated one Since every switching event causes a 21r phase leap, the number of switching errors follows from the integer part of lA~e,,e,ted -L I $~,~, ,~/~T . The validity of this approach has been proven by a comparison of a simulated error rate t o a theoretical one which is given for overdamped Josephson junctions by
. e -7 The parameters A and B obtained from the fitting procedure can be used to predict a temperature range of stable operation. For the example in Fig. 5 , the following error rates result from this extrapolation: T=40K: p,,,,,,,, = 11.6 . 10V6 s-l, T=50K: p,,,,,,,, = 19.2 . 10W3 s-l, and T=77K: p,,,,,,,, = 6.32 . l o 2 s-l. For gaining some insight in realistic scenarios, simple RSFQ circuits have been laid out with respect to actual technological rules and conditions. Subsequently, the implementation has been evaluated by this transient noise simulation approach. As an example, Fig. 6 shows the derived temperature dependence of the error rate for a particular RSFQ circuit with 21 Josephson junctions which is described in [17] . Below 30K, the circuit under consideration shows an extrapolated error rate of less than about one error per year. 
CONCLUSIONS
The aim of implementing RSFQ logic components with the presently available HTS technique imposes severe constraints on the design, layout, and the complexity of the circuits. The requirements on design and technology are rather high. Of great importance is the utilization of high-& Josephson junctions. Here, a trade-off exists, because the cell inductances can not be diminished arbitrarily. In the paper, a design approach has been investigated quantitatively on the basis of numerical inductance calculations. The shape of the cell has been discussed together with the requirements on contemporary HTS grain boundary Josephson junctions. Furthermore, the connection of the final device reliability -expressed by I? -and the Josephson junction's critical current density has been presented. Another topic of interest focused on the impact of noise on the operation of a circuit which is composed of a number of elementary cells. Transient noise simulations of the whole test circuit at temperatures above the cryogenic range resulted in fitting parameters for the extrapolation of the noise induced error rate at given temperatures. These estimations indicate a stable operation of a particular RSFQ circuit under investigation up to T ~3 0 K .
